返回主站 | 设为首页 | 加入收藏      
   
 
  首页 关于我们 产品展示 方案设计 技术分享 行业资讯 联系我们  
 
无线收发IC
2.4G无线收发IC
315MHz/433MHz无线遥控器发射接收IC
功放IC
电源管理IC
马达驱动IC/步进电机控制芯片
数模(DAC)/模数(ADC)转换芯片
智能处理器
音量控制IC
模拟开关IC
电容式触摸感应IC
RGB LED呼吸趣味灯驱动IC
音频CODEC IC
方案设计
电压电平转换器IC
运算放大器
I/O扩展器IC
 
名称:
种类:
类别:

业务洽谈:

联系人:张顺平 
手机:17727550196(微信同号) 
QQ:3003262363
EMAIL:zsp2018@szczkjgs.com

联系人:鄢先辉 
手机:17727552449 (微信同号)
QQ:2850985542
EMAIL:yanxianhui@szczkjgs.com

负责人联络方式:
手机:13713728695(微信同号) 
QQ:3003207580 
EMAIL:panbo@szczkjgs.com
联系人:潘波

 
当前位置:首页 -> 行业资讯
MB86060 16-Bit Interpolating DAC
文章来源: 更新时间:2013/4/23 13:32:00

The Fujitsu MB86060 is a high performance 12-bit, 400MSa/s Digital-to-Analog Converter (DAC) enhanced with a 16-bit interpolation filtering front-end. Use of novel techniques for the converter architecture delivers high speed operation consistent with BiCMOS or bipolar devices but at the low power of CMOS. Fujitsu’s proprietary architecture is the subject of several patent applications. Additional versatility is provided by selectable input interpolation filters, programmable dither and noise shaping facilities. Excellent SFDR performance coupled with high speed conversion rate and low power make this device particularly suitable for high performance communication systems, in particular direct IF synthesis applications.

Features

16-bit Interpolating Digital to Analog conversion x1, x2 or x4 interpolation filtering 100MSa/s input, with x4 interpolation enabled Programmable highpass filtered dither Selectable 2nd order noise shaping Versatile CMOS digital interface Internal programmable clock multiplier Low power, 3.3V operation (343mW @32MSa/s input, x4) Performance enhanced pinout with on-chip decoupling 0.35µm CMOS technology with Triple Well Industrial temperature range (-40°C to +85°C)

Applications

Direct IF Synthesis Cellular basestations Wide-band communications systems

Functional Description

The MB86060 integrates a 12-bit 400MSa/s DAC with selectable front end processing to provide input interpolation filtering, dither and noise shaping. Versatile interfacing via the 16-bit parallel CMOS data input allows different system requirements to be accommodated, with either offset binary or 2’s complement data formats selected by an input format control. The device is manufactured in a 0.35µm advanced CMOS process with Triple Well extension giving improved isolation between analog blocks and digital-analog.

 
 
 
    相关产品  
 
深圳市永阜康科技有限公司 粤ICP备17113496号  服务热线:0755-82863877 手机:13242913995